## FEATURES

1 mm height profile
Compact PCB footprint
Seamless transition between modes
$38 \mu \mathrm{~A}$ typical quiescent current
2.5 MHz operation enables $1 \mu \mathrm{H}$ inductor

Input voltage: 2.3 V to 5.5 V
Fixed output voltage: 2.8 V to 5.0 V
600 mA (ADP2503) and 1000 mA (ADP2504) output options
Boost converter configuration with load disconnect
Sync pin with three different modes:
Power save mode (PSM) for improved light load efficiency
Forced fixed frequency operation mode
Synchronization with external clock
Internal compensation
Soft start
Enable/shutdown logic input
Overtemperature protection
Short-circuit protection
Undervoltage lockout protection
Small 10-lead $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ LFCSP/QFN package

## APPLICATIONS

## Wireless handsets

Digital cameras/portable audio players
Miniature hard disk power supplies
USB powered devices

## GENERAL DESCRIPTION

The ADP2503/ADP2504 are high efficiency, low quiescent current step-up/step-down dc-to-dc converters that can operate at input voltages above, below, or equal to the regulated output voltage. The power switches and synchronous rectifiers are internal to minimize external part count. At high load currents, the ADP2503/ADP2504 use a current-mode, fixed frequency PWM control scheme for optimal stability and transient response. To ensure the longest battery life in portable applications, the ADP2503/ADP2504 have an optional power save mode that reduces the switching frequency under light load conditions. For wireless and other low noise applications where variable frequency power save mode may cause interference, the logic control input sync forces fixed frequency PWM operation under all load conditions.

The ADP2503/ADP2504 can run from input voltages between 2.3 V and 5.5 V , allowing single lithium or lithium polymer cell, multiple alkaline or NiMH cells, PCMCIA, USB, and other standard power sources. The ADP2503/ADP2504 have fixed output options ranging from 2.8 V to 5 V . Compensation is internal to minimize the number of external components.
During logic-controlled shutdown, the input is disconnected from the output and draws less than $1 \mu \mathrm{~A}$ from the input source. Operating as a boost converter, the ADP2503/ADP2504 feature a true load disconnect function that isolates the load from the power source. Other key features include under voltage lockout to prevent deep battery discharge and soft start to prevent input current overshoot at startup.


Figure 1. Application Circuit

Rev. PrB
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## TABLE OF CONTENTS

Features .....  1
Applications ..... 1
General Description .....  1
Typical Application Circuit ..... 1
Revision History ..... 2
Specifications ..... 3
Absolute Maximum Ratings ..... 4
Thermal Resistance .....  4
ESD Caution .....  4
Pin Configuration and Function Description .....  5
Typical Performance Characteristics ..... 6
Theory of Operation ..... 10
Reverse Current Limit ..... 10
Power save Mode ..... 10
Soft Start ..... 10
Enable ..... 11
Undervoltage Lockout ..... 11
Thermal Shutdown ..... 11
Short Circuit Protection ..... 11
Applications Information ..... 12
Inductor Selection ..... 12
PCB Layout Guidelines ..... 14
Outline Dimensions ..... 15
Ordering Guide ..... 15

## REVISION HISTORY

## 8/08-Revision PrB

## SPECIFICATIONS

$\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {out }}=3.3 \mathrm{~V}$, @ $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for minimum $/$ maximum specifications and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ for typical specifications, unless otherwise noted. ${ }^{1}$

Table 1.

| Parameters | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT CHARACTERISTICS <br> Input Voltage Range <br> Undervoltage Lockout Threshold <br> Undervoltage Lockout Threshold | $V_{\text {IN }}$ rising $V_{\text {IN }}$ falling | $\begin{aligned} & 2.3 \\ & 2.2 \\ & 2.13 \end{aligned}$ | 2.25 2.18 | $\begin{aligned} & 5.5 \\ & 2.3 \\ & 2.23 \end{aligned}$ | $\begin{aligned} & \text { V } \\ & \text { V } \\ & \text { V } \end{aligned}$ |
| OUTPUT CHARACTERISTICS <br> Output Voltage Range <br> Feedback Voltage <br> Feedback Impedance Output Voltage Initial Accuracy (PWM Mode, No Load) Load and Line Regulation | ADP2503/ADP2504 (PWM operation, no load) $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=2.3 \mathrm{~V} \text { to } 3.6 \mathrm{~V}, \mathrm{I}_{\mathrm{LOAD}}=0 \mathrm{~mA} \text { to } 500 \mathrm{~mA} \text {, forced PWM mode } \\ & \mathrm{V}_{\mathrm{IN}}=2.3 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \text {, ILOAD }=0 \mathrm{~mA} \text { to } 500 \mathrm{~mA} \text {, forced PWM mode } \end{aligned}$ | $\begin{aligned} & 2.8 \\ & 0.495 \\ & -2 \end{aligned}$ | $\begin{aligned} & 0.5 \\ & 450 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 0.55 \\ & +2 \\ & \\ & 0.5 \\ & 0.6 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{k} \Omega \\ & \% \\ & \% \\ & \% \\ & \% \end{aligned}$ |
| CURRENT CHARACTERISTICS <br> Quiescent Current (VIN) Shutdown Current | lout $=0 \mathrm{~mA}, \mathrm{~V}$ mode $=\mathrm{EN}=\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$, device not switching $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{J}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  | $\begin{aligned} & 38 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 50 \\ & 1 \end{aligned}$ | $\begin{array}{r} \mu \mathrm{A} \\ \mu \mathrm{~A} \\ \hline \end{array}$ |
| SWITCH CHARACTERISTICS <br> N-Channel Switches (LFCSP) <br> P-Channel Switches (LFCSP) <br> P-Channel Leakage <br> Switch Current Limit <br> ADP2504 <br> ADP2503 <br> Reverse Current Limit | $\begin{aligned} & \mathrm{V}_{\mathbb{I N}}=3.6 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{N}}=\mathrm{V}_{\text {out }}=3.6 \mathrm{~V} \\ & \mathrm{~T}_{J}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 1.3 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 1 \\ & \\ & 2.0 \\ & 1.4 \\ & 1.1 \end{aligned}$ | $\begin{aligned} & \mathrm{m} \Omega \\ & \mathrm{~m} \Omega \\ & \mu \mathrm{~A} \\ & \mathrm{~A} \\ & \mathrm{~A} \\ & \mathrm{~A} \end{aligned}$ |
| OSCILLATOR AND STARTUP <br> Oscillator Frequency On Time PMOS1 (Buck Mode) On Time NMOS2 (Boost Mode) Sync Clock Frequency Sync Clock Minimum Off Time Soft Start Period | $\mathrm{V}_{\mathrm{IN}}=2.3 \mathrm{~V}$ to 5.5 V <br> Minimum duty cycle $=30 \%$ <br> Maximum duty cycle $=50 \%(\times 2)$ | $\begin{aligned} & 2.2 \\ & 130 \\ & \\ & 2.2 \\ & 160 \end{aligned}$ | 2.5 $200$ | $\begin{aligned} & 2.8 \\ & 200 \\ & 2.8 \end{aligned}$ | MHz <br> ns ns <br> MHz <br> ns <br> $\mu \mathrm{s}$ |
| LOGIC LEVEL CHARACTERISTICS EN, SYNC Input High Threshold EN, SYNC Input Low Threshold EN, SYNC Leakage Current |  | $\begin{aligned} & 1.2 \\ & -1 \end{aligned}$ |  | $\begin{aligned} & 0.4 \\ & +1 \end{aligned}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ $\mu \mathrm{A}$ |
| THERMAL CHARACTERISTICS Thermal Shutdown Threshold Thermal Shutdown Hysteresis |  |  | $\begin{aligned} & 150 \\ & 25 \end{aligned}$ |  |  |

${ }^{1}$ All limits at temperature extremes are guaranteed via correlation using standard statistical quality control (SQC).

## ABSOLUTE MAXIMUM RATINGS

Table 1.

| Parameter | Rating |
| :--- | :--- |
| PVIN, VIN, SW1, SW2, VOUT, SYNC, | -0.3 V to +6 V |
| EN, FB |  |
| PGND to AGND | -0.3 V to 0.3 V |
| Operating Ambient Temperature | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Operating Junction Temperature | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature |  |
| $\quad 300^{\circ} \mathrm{C}$ |  |
| Soldering (10 sec) | $215^{\circ} \mathrm{C}$ |
| $\quad$ Vapor Phase $(60 \mathrm{sec})$ | $220^{\circ} \mathrm{C}$ |
| $\quad$ Infrared (15 sec) | $\pm 1000 \mathrm{~V}$ |
| ESD Human Body Model | $\pm 500 \mathrm{~V}$ |
| ESD Charged Device Model | $\pm 100 \mathrm{~V}$ |
| ESD Machine Model |  |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Absolute maximum ratings apply individually only, not in combination. Unless otherwise specified, all other voltages are referenced to GND.

## THERMAL RESISTANCE

$\theta_{\mathrm{JA}}$ is specified for device soldered JEDEC2S2P PCB. For a typical printed circuit board of a handset, the total thermal resistance is higher. For correct operation up to $85^{\circ} \mathrm{C}$ ambient temperature the total thermal resistance must not exceed 100 K/W.

Table 2.

| Package Type | $\theta_{\mathrm{JA}}$ | Unit |
| :--- | :--- | :--- |
| 10-Lead LFCSP (QFN) | 84 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTION


*CONNECT PADDLETO GND.
Figure 2. Pin Configuration

Table 3. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | VOUT | The output of the ADP2503/ADP2504. Connect the output capacitor between VOUT and PGND. |
| 2 | SW2 | Power Switch 2 Connection. This is the internal connection to the input PMOS and NMOS switches. Connect SW2 to the inductor with a short, wide track. |
| 3 | PGND | Power GND. Connect the input and output capacitors and PGND pin to a PGND plane. |
| 4 | SW1 | Power Switch 1 Connection. This is the internal connection to the output PMOS and NMOS switches. Connect SW1 to the inductor with a short, wide track. |
| 5 | PVIN | Power Input. This the input to the buck-boost power switches. Place a $10 \mu \mathrm{~F}$ capacitor between PVIN and PGND as close as possible to the ADP2503/ADP2504. |
| 6 | EN | Enable. Drive EN high to turn on the ADP2503/ADP2504. Bring EN low to put the part into shutdown mode. |
| 7 | SYNC | The SYNC pin permits the ADP2503/ADP2504 to operate in three different modes. <br> Normal operation: with SYNC driven low, the ADP2503/ADP2504 operates at 2.5 MHz PWM mode for heavy and medium loads, and moves to power save mode (PSM) mode for light loads. <br> Forced PWM operation: with SYNC driven high, the ADP2503/ADP2504 operates at fixed 2.5 MHz PWM mode for all load conditions. <br> SYNC mode: to synchronize the ADP2503/ADP2504 switching to an external signal, drive this pin with a clock between 2.2 MHz and 2.8 MHz . The SYNC signal must have on and off times greater than 160 ns . |
| 8 | VIN | Analog Power Supply. This is the supply for the ADP2503/ADP2504 internal circuitry. |
| 9 | AGND | Analog Ground. |
| 10 | FB | Output Feedback. This is an input to the internal error amplifier. |
| EP | Paddle | Connect the paddle to PGND. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 3. Efficiency vs. Output Current, PWM Mode (Vout $=5.0 \mathrm{~V}$ )


Figure 4. Efficiency vs. Output Current, PSM and PWM Mode (Vout $=5.0 \mathrm{~V}$ )


Figure 5. Efficiency vs. Output Current, PWM Mode (Vout = 3.3 V)


Figure 6. Efficiency vs. Output Current, PSM and PWM Mode (Vout = 3.3 V)


Figure 7. Efficiency vs. Output Current, PWM Mode (Vout $=2.8 \mathrm{~V}$ )


Figure 8. Efficiency vs. Output Current, PSM and PWM Mode (Vout $=2.8 \mathrm{~V}$ )


Figure 9. Efficiency vs. Input Voltage (Vout $=3.3$ V)


Figure 10. Load Regulation $\left(V_{I N}=3.6 \mathrm{~V}, V_{\text {OUT }}=3.3 \mathrm{~V}\right)$


Figure 11. Frequency vs. Input Voltage Over Temperature ( $V_{\text {out }}=3.3 \mathrm{~V}$ )


Figure 12. Quiescent Current vs. Input Voltage (Vout $=3.3$ V)


Figure 13. Line Transient, $P W M$ Mode $\left(V_{I N}=3.0 \mathrm{~V}\right.$ to 3.6 $\mathrm{V}, V_{\text {OUt }}=5.0 \mathrm{~V}$ )


Figure 14. Line Transient, $P W M$ Mode $\left(V_{I N}=3.0 \mathrm{~V}\right.$ to 3.6 $\left.V, V_{\text {out }}=3.3 \mathrm{~V}\right)$


Figure 15. Line Transient, PWM Mode ( $V_{I_{N}}=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\text {out }}=2.8 \mathrm{~V}$ )


Figure 16. Load Transient $\left(V_{I N}=3.6 V V_{\text {OUT }}=3.3 \mathrm{~V}\right.$, $I_{\text {OUT }}=100 \mathrm{~mA}$ to 350 mA )


Figure 17. Load Transient $\left(V_{I N}=3.6 \mathrm{~V} V_{\text {OUT }}=3.3 \mathrm{~V}\right.$, IOUT $=10 \mathrm{~mA}$ to 300 mA$)$


Figure 18. Mode Change by Load Transients, Load Rise (Vout $=3.3 \mathrm{~V}$ )


Figure 19. Mode Change by Load Transients, Load Fall (Vout = 3.3 V)


Figure 20. Typical PWM Switching Waveform, Buck Operation (Vout $=3.3$ V)


Figure 21. Typical PWM Switching Waveform, Boost Operation ( $V_{\text {out }}=3.3$ V)


Figure 22. Typical PWM Switching Waveform, Buck-Boost Operation ( $V_{\text {OUT }}=3.3 \mathrm{~V}$ )


Figure 23. Typical PSM Switching Waveform, Buck-Boost Operation ( Vout $=3.3 \mathrm{~V}$ )


Figure 24. Startup into PWM Mode $\left(V_{\text {out }}=3.3\right.$ V, $\left.I_{\text {Out }}=300 \mathrm{~mA}\right)$


Figure 25. Startup into PWM Mode $($ Vout $=3.3 \mathrm{~V}$, lout $=10 \mathrm{~mA})$


Figure 26. Startup into PSM Mode ( $V_{\text {out }}=3.3 \mathrm{~V}, I_{\text {out }}=10 \mathrm{~mA}$ )

## THEORY OF OPERATION



The ADP2503/ADP2504 are synchronous average currentmode switching buck-boost regulators designed to maintain a fixed output voltage $V_{\text {out }}$ from an input supply $V_{\text {IN }}$ that can be above, equal to, or below $\mathrm{V}_{\text {our. }}$ When $\mathrm{V}_{\text {IN }}$ is significantly greater than Vout, the device is in buck mode: PMOS2 is always active, NMOS2 is always off and the switches PMOS1, NMOS1 constitute a buck converter. When $V_{\text {IN }}$ is significantly lower than Vout, the device is in boost mode: PMOS1 is always active, NMOS1 is always off and the switches NMOS2, PMOS2 constitute a boost converter. When $\mathrm{V}_{\text {IN }}$ is in the range [ $\mathrm{V}_{\text {out }}-10 \% ; \mathrm{V}_{\text {out }}+10 \%$ ], the ADP2503/ADP2504 automatically enter the buck-boost mode. In buck-boost mode, the two operations buck (PMOS1 and NMOS1 switching in antiphase) and boost (NMOS2 and PMOS2 switching in antiphase) take place at each period of the clock. This is aimed at maintaining the regulation and keeping a minimal current ripple in the inductor to guarantee good transient performances.

## REVERSE CURRENT LIMIT

In case of a short circuit on Vour to a value greater than expected, the inductor current becomes negative (reverse current). The negative peak value is limited to 1.1 A by deactivating the switch PMOS2.

## POWER SAVE MODE

When the SYNC pin is low, the ADP2503/ADP2504 can operate in power save mode (PSM). In this mode, when the load current becomes lower than 75 mA nominally at $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$, the controller pulls up Vout and then halts the switching regime until Vout goes back to a restart value. Then Vout is pulled up again for a new cycle. This minimizes the switching losses at light load. When the load rises above 150 mA , the ADP2503/ADP2504 revert back to fixed PWM mode. This results in about 75 mA of hysteresis between PSM and fixed PWM, preventing oscillations between these two modes.

## SOFT START

When the ADP2503/ADP2504 are started, Vout is ramped from 0 V to its final programmed value in $200 \mu \mathrm{~s}$ (typ). This limits the inrush current to less than 600 mA for a nominal output capacitor of $20 \mu \mathrm{~F}$. Because the Vout start-up slope is constant, the inrush current becomes larger if the output capacitor is made larger.

## ENABLE

The device starts operation with soft start when the EN pin is brought high. Pulling the EN pin low forces the device into shutdown, with a typical shutdown current of $0.2 \mu \mathrm{~A}$.

In this mode, the PMOS power switches are turned off, the NMOS power switches are turned on, and the control circuitry is not enabled. For proper operation, the EN pin must be terminated and must not be left floating.

## UNDERVOLTAGE LOCKOUT

The undervoltage lockout circuit prevents the device from operating incorrectly at low input voltages. It prevents the converter from turning on the power switches under undefined conditions and therefore, prevents deep discharge of the battery supply. $\mathrm{V}_{\text {IN }}$ must be greater than 2.25 V to enable the converter. During operation, if $\mathrm{V}_{\text {IN }}$ drops below 2.18 V , the ADP2503/ADP2504 are disabled until the supply exceeds the UVLO rising threshold.

## THERMAL SHUTDOWN

When the junction temperature, $\mathrm{T}_{\mathrm{J}}$, exceeds $150^{\circ} \mathrm{C}$ typical, the device goes into thermal shutdown. In this mode, the power switches are turned off. The device resumes operation when the junction temperature again falls below $125^{\circ} \mathrm{C}$ typical.

## SHORT CIRCUIT PROTECTION

When the nominal inductor peak current value of 1.5 A is reached, the ADP2503/ADP2504 first switch off the NMOS2 transistor if it was active. If the current thereafter continues to increase by an extra amount of 200 mA , the PMOS1 transistor is also switched off. This operation is reversible when the short circuit stops. It allows the inductor current ripple to be minimized close to 1.5 A and, thus, the controller to restore Vout even if a high load current is maintained after the short circuit.

## APPLICATIONS INFORMATION

## INDUCTOR SELECTION

The high 2.5 MHz switching frequency of the ADP2503/ ADP2504 allows for minimal output voltage ripple, while minimizing inductor size and cost. Careful inductor selection also optimizes efficiency and reduces electromagnetic interference (EMI). The selection of the inductor value determines the inductor current ripple and loop dynamics.

$$
\begin{aligned}
& \Delta I_{L}, \operatorname{peak}(\text { Buck })=\frac{V_{\text {OUT }} \times\left(V_{\text {IN }}-V_{\text {OUT }}\right)}{V_{I N} \times f_{\text {OSC }} \times L} \\
& \Delta I_{L}, \operatorname{peak}(\text { Boost })=\frac{\left(V_{\text {OUT }}-V_{\text {IN }}\right)}{V_{\text {OUT }}} \times \frac{V_{I N}}{f_{\text {OSC }} \times L}
\end{aligned}
$$

where $f_{\text {osc }}$ is the switching frequency (typically 2.5 MHz ), and $L$ is the inductor value in henries.

A larger inductor value reduces the current ripple (and therefore peak inductor current), but is physically larger in size with increased dc resistance. Inductor values between $1 \mu \mathrm{H}$ and $1.5 \mu \mathrm{H}$ are usually suggested. The maximum inductor value to ensure stability is $2.0 \mu \mathrm{H}$. For increased efficiency with the ADP2504, it is suggested a $1.5 \mu \mathrm{H}$ inductor be used.
The inductor peak current is at the maximum in boost mode. To determine the actual maximum inductor current in boost mode, the input dc current should be estimated.

$$
I_{I N(M A X)}=I_{L O A D(M A X)} \times\left(\frac{V_{O U T}}{V_{I N}}\right) \times \frac{1}{\eta}
$$

where $\eta$ is efficiency (assume $\eta \approx 0.85$ to 0.90 ).
The saturation current rating of the inductor must be at least $\mathrm{I}_{\mathrm{IN}(\mathrm{MAX})}+\Delta \mathrm{I}_{\mathrm{LOAD}} / 2$.
Ceramic multilayer inductors can be used with lower current designs for a reduced overall solution size and dc resistance (DCR). These are available in low profile packages. Care must be taken as these derate quickly as the inductor value is increased especially at higher operating temperatures.
Ferrite core inductors have good core loss characteristics as well as reasonable dc resistance. A shielded ferrite inductor reduces the EMI generated by the inductor.

Table 4. Sample of Recommended Inductors

| Vendor | Value <br> $(\boldsymbol{\mu H})$ | Part No. | DCR <br> $(\mathbf{m} \boldsymbol{\Omega})$ | I <br> $\mathbf{S A T}$ <br> $(\mathbf{A})$ | Dimensions <br> $\mathbf{L} \times \mathbf{W} \times \mathbf{H}$ <br> $(\mathbf{m m})$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Toko | 1.2 | DE2810C | 55 | 1.7 | $2.8 \times 2.8 \times 1.0$ |
| Toko | 1.5 | DE2810C | 60 | 1.5 | $2.8 \times 2.8 \times 1.0$ |
| Toko | 1 | MDT2520-CN | 100 | 1.8 | $2.5 \times 2 \times 1.2$ |
| Murata | 1 | LQM2HP-G0 | 55 | 1.6 | $2.5 \times 2 \times 1$ |
| Murata | 1.5 | LQM2HP-G0 | 70 | 1.5 | $2.5 \times 2 \times 1$ |
| TDK | 1.0 | CPL2512T | 90 | 1.5 | $2.5 \times 1.5 \times 1.2$ |
| TDK | 1.5 | CPL2512T | 120 | 1.2 | $2.5 \times 1.5 \times 1.2$ |
| Coilcraft | 1.0 | LPS3010 | 85 | 1.7 | $3.0 \times 3.0 \times 0.9$ |
| Coilcraft | 1.5 | LPS3010 | 120 | 1.3 | $3.0 \times 3.0 \times 0.9$ |

## Output Capacitor Selection

The output capacitor selection determines the output voltage ripple, transient response and the loop dynamics of the ADP2503/ADP2504. The output voltage ripple for a given output capacitor is given by

$$
\begin{aligned}
& \Delta V_{\text {OUT }}, \text { peak }(\text { Buck })=\frac{V_{\text {OUT }} \times\left(V_{\text {IN }}-V_{\text {OUT }}\right)}{V_{\text {IN }} \times 8 \times L \times\left(f_{\text {OSC }}\right)^{2} \times C_{\text {OUT }}} \\
& \Delta V_{\text {OUT }}, \text { peak }(\text { Boost })=\frac{I_{\text {LOAD }} \times\left(V_{\text {OUT }}-V_{\text {IN }}\right)}{C_{\text {OUT }} \times V_{\text {OUT }} \times f_{\text {OSC }}}
\end{aligned}
$$

If the ADP2503/ADP2504 are operating in buck mode, the worst-case voltage ripple occurs for the highest input voltage, $\mathrm{V}_{\text {IN. }}$. If the ADP2503/ADP2504 are operating in boost mode, the worst-case voltage ripple occurs for the lowest input voltage, $\mathrm{V}_{\text {IN }}$.
The maximum voltage overshoot, or undershoot is inversely proportional to the value of the output capacitor. To ensure stability and excellent transient response, it is recommended to use a minimum of $22 \mu \mathrm{~F}$ X5R 6.3 V or $2 \times 10 \mu \mathrm{~F}$ X5R 6.3 V capacitors at the output. The effective capacitance (includes temperature, dc bias effects) needed for stability is $14 \mu \mathrm{~F}$.

Table 5. Recommended Output Capacitors

| Vendor | Value | Part No. | Dimensions <br> $\mathbf{L} \times \mathbf{W} \times \mathbf{H}(\mathbf{m m})$ |
| :--- | :--- | :--- | :--- |
| Murata | $2 \times 10 \mu \mathrm{~F}, 6.3 \mathrm{~V}$ | GRM188R60J106ME47 | $1.6 \times 0.8 \times 0.8(2)$ |
| TDK | $2 \times 10 \mu \mathrm{~F}, 6.3 \mathrm{~V}$ | C1608JB0J106K | $1.6 \times 0.8 \times 0.8(2)$ |
| Murata | $22 \mu \mathrm{~F}, 6.3 \mathrm{~V}$ | GRM21BR60J226ME39 | $2 \times 1.25 \times 1.25$ |
| TDK | $22 \mu \mathrm{~F}, 6.3 \mathrm{~V}$ | C2012X5ROJ226M | $2 \times 1.25 \times 1.25$ |
| TDK | $22 \mu \mathrm{~F}, 10 \mathrm{~V}$ | C3216X5R1A226K | $2 \times 1.25 \times 1.25$ |
| Murata | $10 \mu \mathrm{~F}, 10 \mathrm{~V}$ | GRM21BR71A106KE51L | $2 \times 1.25 \times 1.25(2)$ |

## Input Capacitor Selection

The ADP2503/ADP2504 require an input capacitor to filter noise on the VIN pin, and provide the transient currents while maintaining constant input and output voltage. A $10 \mu \mathrm{FX} 5 \mathrm{R} /$ X 7 R ceramic capacitor rated for 6.3 V is the minimum recommended input capacitor. Increased input capacitance reduces the amplitude of the switching frequency ripple on the battery. Because of the dc bias characteristics of ceramic capacitors, a $0603,6.3 \mathrm{~V} \mathrm{X} 5 \mathrm{R} / \mathrm{X} 7 \mathrm{R}, 10 \mu \mathrm{~F}$ ceramic capacitor is preferable.

Table 6. Recommended Input Capacitors

|  |  |  | Dimensions <br> $\mathbf{L} \times \mathbf{W} \times \mathbf{H}$ |
| :--- | :--- | :--- | :--- |
| Vendor | Value | Part No. | $(\mathbf{m m})$ |
| Murata | $10 \mu \mathrm{~F}, 6.3 \mathrm{~V}$ | GRM188R60J106ME47 | $1.6 \times 0.8 \times 0.8$ |
| TDK | $10 \mu \mathrm{~F}, 6.3 \mathrm{~V}$ | C1608JB0J106K | $1.6 \times 0.8 \times 0.8$ |

## PCB LAYOUT GUIDELINES

Poor layout can affect ADP2503/ADP2504 performance, causing electromagnetic interference (EMI) and electromagnetic compatibility (EMC) performance, ground bounce, and voltage losses. Poor layout can also affect regulation and stability. A good layout is implemented using the following rules:

- Place the inductor, input capacitor, and output capacitor close to the IC using short tracks. These components carry high switching frequencies and large tracks act like antennas.
- Route the output voltage path away from the inductor and SW node to minimize noise and magnetic interference.
- Maximize the size of ground metal on the component side to help with thermal dissipation.
- Use a ground plane with several vias connecting to the component side ground to further reduce noise interference on sensitive circuit nodes.


Figure 28. ADP2503/ADP2504 Evaluation Board

## OUTLINE DIMENSIONS



Figure 298. 10-Lead Lead Frame Chip Scale Package [LFCSP_WD]
$3 \mathrm{~mm} \times 3 \mathrm{~mm}$ Body, Very Very Thin, Dual Lead (CP-10-9)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model | Voltage | Maximum Current | Temperature Range | Package Description | Package Option | Branding |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADP2503ACPZ-2.8-R7 ${ }^{1}$ | 2.8 V | 0.6 A | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 10-Lead Lead Frame Chip Scale Package [LFCSP_WD] | CP-10-9 | L9Y |
| ADP2503ACPZ-3.3-R7 ${ }^{1}$ | 3.3 V | 0.6 A | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 10-Lead Lead Frame Chip Scale Package [LFCSP_WD] | CP-10-9 | L9Z |
| ADP2503ACPZ-3.5-R7 ${ }^{1}$ | 3.5 V | 0.6 A | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 10-Lead Lead Frame Chip Scale Package [LFCSP_WD] | CP-10-9 | LAP |
| ADP2503ACPZ-4.2-R7 ${ }^{1}$ | 4.2 V | 0.6 A | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 10-Lead Lead Frame Chip Scale Package [LFCSP_WD] | CP-10-9 | LAO |
| ADP2503ACPZ-4.5-R7 ${ }^{1}$ | 4.5 V | 0.6 A | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 10-Lead Lead Frame Chip Scale Package [LFCSP_WD] | CP-10-9 | LA1 |
| ADP2503ACPZ-5.0-R7 ${ }^{1}$ | 5.0 V | 0.6 A | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 10-Lead Lead Frame Chip Scale Package [LFCSP_WD] | CP-10-9 | LA2 |
| ADP2504ACPZ-2.8-R7 ${ }^{1}$ | 2.8 V | 1 A | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 10-Lead Lead Frame Chip Scale Package [LFCSP_WD] | CP-10-9 | L9T |
| ADP2504ACPZ-3.3-R7 ${ }^{1}$ | 3.3 V | 1 A | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 10-Lead Lead Frame Chip Scale Package [LFCSP_WD] | CP-10-9 | L85 |
| ADP2504ACPZ-3.5-R7 ${ }^{1}$ | 3.5 V | 1 A | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 10-Lead Lead Frame Chip Scale Package [LFCSP_WD] | CP-10-9 | LAN |
| ADP2504ACPZ-4.2-R7 ${ }^{1}$ | 4.2 V | 1 A | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 10-Lead Lead Frame Chip Scale Package [LFCSP_WD] | CP-10-9 | L9U |
| ADP2504ACPZ-4.5-R7 ${ }^{1}$ | 4.5 V | 1 A | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 10-Lead Lead Frame Chip Scale Package [LFCSP_WD] | CP-10-9 | L9V |
| ADP2504ACPZ-5.0-R7 ${ }^{1}$ | 5.0 V | 1 A | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 10-Lead Lead Frame Chip Scale Package [LFCSP_WD] | CP-10-9 | L9W |

[^0]
## NOTES


[^0]:    Z Z = RoHS Compliant Part.

